# Analyzing the Impact of Process Variations at 32nm or below Process Nodes

#### Jaydeep Patel

Abstract— Process variation is the naturally occurring variation the attributes of transistors (length, widths, oxide thickness) when integrated circuits are fabricated. It becomes particularly important at 32nm or below process nodes as the variation becomes a larger percentage of the full length or width of the device. Thus, the design decisions based on the nominal models may not be correct because the models are either overestimations or underestimations of actual values; hence, the resultant circuits may not be optimal. Thus a number of Statistical Simulation Methodologies can be used to analyzing the impact of process variation on typical classes of circuits. The Statistical Simulation techniques provide the greatest flexibility for studying the results of process variations. This allows process and device engineers to make realistic tradeoffs in setting process tolerances. This article analyzes impact of random delay variations on 5-stage CMOS inverter chain.

Index Terms- Process variation, Monte Carlo (Full MC), Design of Experiment (DOE), Most Probable Point (MPP).

### **1** INTRODUCTION

More's-Law-driven technology scaling has improved VLSI performance by five orders of magnitude in the last four decades. As advanced technologies continue the pursuit of Moore's Law, a variety of challenges will need to be overcome. One of these challenges is management of process variation [1, 2]. Although there has been a trend in the CMOS literature in recent years to convey process variation as a new challenge associated with advanced CMOS technologies, that viewpoint does not effectively capture the history of process variation. Process variation has always been a critical aspect of semiconductor fabrication.

Process variation is usually classified into two categories: die-to-die or inter-die, which is variation across different dies; and within-die or intra-die, which is variation among transistors within each die [3]. Die-to-die (D2D) variation changes the performance corner (fast or slow) of a particular die. The variation affects each transistor in the die in a systematic way; that is, if a die is in the high  $\mathbb{V}_{\text{ch}}$  (slow) corner, all transistors will have high  $V_{ch}$ . On the other hand, within-die (WID) variation affects each transistor differently resulting in transistors with different  $V_{eh}$  within close proximity due to effects such as random dopant fluctuations, line-edge roughness, or channel length variations. Increasing variations (both inter-die and intra-die) in device and interconnect parameters (channel length, gate width, oxide thickness, device threshold voltage etc.) produce large spread in the speed and power consumption of integrated circuits (ICs) [4]. Consequently, parametric yield of a circuit (probability to meet the desired performance or power specification) is expected to suffer.

#### 1.1 Random Dopant Fluctuation (RDF)

MOS threshold voltage variation due to random fluctuations

in the number and location of dopant atoms is an increasingly significant effect in sub-micron CMOS technologies (see Fig. 1 and [5]). As the number of dopant atoms in the channel decreases with scaled dimensions, the impact of the variation associated with the atoms increases. Fig. 2 illustrates the decreasing average number of dopant atoms in the channel as a function of the technology node [5]. Note the change from the 1µm technology node (with many thousands of dopant atoms in the channel) to the 32nm technology node (with less than 100 atoms in the channel).




Fig. 1. Random dopant fluctuations (RDF) are an important effect in submicron CMOS technologies.

RDF is assumed to be the major contributor to device mismatch of identical adjacent devices and is frequently represented by Stolk's formulation (Equation 1)

$$\sigma V_{Tran} = \left(\frac{\sqrt[4]{4q^2 \varepsilon_{si} \Phi_B}}{2}\right) \cdot \frac{T_{ox}}{\varepsilon_{ox}} \cdot \left(\frac{\sqrt[4]{N}}{\sqrt{W_{eff} \cdot L_{eff}}}\right) = \frac{1}{\sqrt{2}} \left(\frac{C_2}{\sqrt{W_{eff} \cdot L_{eff}}}\right)$$
(1)

illustrating that matching improves with decreases in channel doping (N) and gate oxide thickness ( $T_{ax}$ ), and it degrades when device area decreases [6].

Jaydeep Patel is currently pursuing masters degree program in VLSI Design in Nirma University, Ahmedabad, India. E-mail: <u>jaydeep2488@gmail.com</u>




Fig. 2. Average number of dopant atoms in the channel as a function of technology node.

#### 2 STATISTICAL SIMULATION METHODOLOGIES

Statistical Simulation helps a circuit designer to determine which transistors in a circuit are most influential on its performance and how variations of the device and process parameters affect the circuit output responses.

#### 2.1 Monte Carlo (Full MC)

The most common statistical simulation method is Monte-Carlo (MC) [7]. It is based on multiple simulations using random sampling (Fig. 3) of the variables. This is a general method in the sense that it can be applied without previous assumptions on the function behavior. In theory, MC can achieve as much accuracy as desired at the cost of simulation time. In practice, the required simulation time may be prohibitive. The main weakness of this method is the excessive number of simulations that produce redundant information. In MC number of splits depends on the variation sigma. Basically we used 500-1000 simulations for  $3\sigma$  output spec.

#### 2.2 Design of Experiment (Quasi MC)

For certain class of circuits, if we need to target  $4\sigma$  or above, then Monte Carlo won't be a viable solution as it would reguire more than 10000 simulations and this could be resource intensive and time consuming. To solve this problem, we explored the DOE/RSM based statistical simulation method as this requires lesser number of simulations to achieve the same. Special designed points (Fig. 4 and [8]) are selected in the parameter space using DOE methods as experiments (splits). The Screening designs are used to screen out less important process factors and reduce number of simulations. To model the impact of multiple process variations on circuits, Design of Experiments (DOE) is performed and second order models are built using Response Surface Model (RSM) [8]. Models obtained, using simulation data, are polynomials of the form

 $y = C_0 + C_1 X_1 + C_{11} X^2 + \cdots$ Here  $C_0$  is nominal value.




Fig. 3. Drawing random sample from design space




Fig. 4. DOE for 2<sup>nd</sup> order polynomial fitting.

#### 2.3 Most Probable Point (MPP)

If we need target on  $5\sigma$  or above, then Monte Carlo and Design of Experiment methods are failed. So, we explored the Most Probable Point (MPP) statistical simulation method to meet  $5\sigma$  output spec. MPP is an algorithmic approach to solve for the N $\sigma$  variation point of the response directly. For a predefined specific distance, the failure surface can be searched such that the minimum distance from the surface to origin is equal to that specified distance (Fig. 5 and [9]). MPP common-Iy used for circuits that require validation at higher sigma.




Fig. 5. Searching MPP on a specified  $\beta$  (probability level).

International Journal of Scientific & Engineering Research Volume 4, Issue3, March-2013 ISSN 2229-5518

#### **3** SIMULATION RESULTS

In this paper we are simulated 5-stage CMOS inverter chain circuit (Fig. 6) at RSSS process corner, 0.95V supply voltage, and 125C temperature. We measured rise to fall (RF) delay at output stage. We ran MC and DOE simulations in order to randomly vary threshold voltage ( $V_{\text{SR}}$ )(Eqn. 1) and gate length ( $L_{\text{F}}$ ) values of each transistor based on a Gaussian distribution with an assigned mean ( $\mu$ ) and standard deviation ( $\sigma$ ) shown in Table I. From mean and sigma we could calculate output target spec using  $\mu \pm N\sigma$ , where N = 1, 2...6.




Fig. 6. Schematic of 5-stage inverter chain.

TABLE I. 5-stage CMOS inverter chain MC & DOE Results

Meth ods	RF delay (ps)						
	Nominal	mean	sigma	3σ	$4\sigma$	$5\sigma$	6σ
МС	56.6548	56.84 67	3.8089	68.27 34	72.08 23	75.89 12	79.70 01
DOE	56.6548	57.01 49	3.8240	68.48 708	72.31 114	76.13 52	79.95 926

Variations due to the MC and DOE (Quasi MC) analysis assign each transistor  $V_{2h}$  and  $L_{e}$  deviating from its original value based on the input we assigned. Basically we used 800 simulations as an input for 3 $\sigma$  output spec in MC and 3 $\sigma$  variations as an input in DOE. This cause inverter chain rise to fall delay either be higher or lower than the expected value because variations may either improve or degrade the delay (Fig. 7).

Fig. 8 shows the results of MC 800 simulations of last stage inverter chain output. From the simulation results we can see that simulation tool generate 800 different splits according to selecting random ( $V_{\rm mh}$   $L_{\rm m}$ ) point from design space and simulate 800 different delay outputs.

Fig. 9 (a) and (b) show the quantile plot of MC and DOE respectively. From a point (x, y) on the plot we could find sigma corresponds to delay or vice versa. From Fig.8 we conclude that 800 simulations requirement for MC to achieve  $3\sigma$  output spec and DOE (Quasi MC) method used for  $4\sigma$  or above target.

In DOE a Response Surface Model (RSM) experiment tries to fit a data value to the variables of the experiment using a polynomial function. In this paper, the polynomial is at most quadric. Fig. 10 shows that measured simulation results RF delay (x-axis) versus responses evaluated from RSM. If the RSM fit is perfect, the points will fall along a 45-degree straight line. We target  $\mathbb{R}^2$  (coefficient of determination) > 0.99 indicates that a regression line fits the data well.




Fig. 7. Delay distribution of 5-stage inverter chain.






Fig. 8. MC 800 simulations of 5-stage inverter chain output.





The results of MPP experiment are displayed in Fig. 11. MPP finds the circuit response (delay) associated with each requested higher sigma. At present MPP is the more robust algorithm. MPP constraint the variation amount (ns sphere) and find the worst variation point (largest RF delay). Since it's an iterative process, it requires much more time to simulate. Thus for highly linear behavior, it's better to use the DOE approach.

IJSER © 2013 http://www.ijser.org








Fig. 10. Delay vs. RSM FIT.




Fig. 11. MPP results of 5-stage inverter chain.

# 4 CONCLUSION

We presented in this paper an analysis of process variations on 5-stage inverter chain. The effect of process variability has become a critical issue at 32nm or below process nodes. An indepth study of the effect of process variability is thus essential for robust designing of a nano-scale CMOS circuits. With process variation, the variation in performances is found to be Gaussian in nature. The spread of performances is found to be significant compared to the mean value of the performances. According to the output target spec the statistical simulation methodologies on 32nm or below technologies were performed and validate the analysis developed.

## ACKNOWLEDGMENT

We acknowledge the contributions of the 32nm or below technology design automation and methodology teams at Intel Technology India Pvt. Ltd.

# REFERENCES

[1] S. Borkar, "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation." IEEE Microelectronics, Volume 26, Issue 6, November–December 2005, pp. 10–16.

[2] S. Springer et al., "Modeling of Variation in Sub micrometer CMOS ULSI Technologies." IEEE Transactions on Electron Devices, Volume 53, Issue 9, September 2006, pp. 2168–78.

[3] K. A. Bowman et al., "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration", IEEE JSSC, 2002, pp. 183-190.

[4] S. Borkar et al., "Parameter Variations and Impact on Circuits and Micro-architecture", DAC, 2003, pp. 338-342.

[5] Technology and Manufacturing Group, Intel Corporation," Managing Process Variation in Intel's 45nm CMOS Technology", Volume 17, Issue 2, June 17,2008, Pages 93-95.

[6] P. Stolk, F. Widdershoven and D. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors." IEEE Transactions on Electron Devices, Volume 45, Issue 9, September 1998, pp. 1960–1971.

[7] C.S. Chen, M.A. Golberg, and Y.C. Hon "Numerical justification of fundamental solutions and the quasi-Monte Carlo method for Poisson-type equations", Volume 22, Issue 1, July 1998, Pages 61–69.

[8] NIST/SEMATECH (2003) "e-Handbook of Statistical Methods" [online]. Available: www.itl.nist.gov/div898/handbook/index.htm.

[9] Keychun Park, "Component-based Vibration Modeling Methods for Fast Reanalysis and Design of Complex Structures", Dr. Eng Dissertation, University of Michigan, 2008.